

PTO/SB/05 (6-95) (modified)

Approved for use through 11/30/96, OMB 0651-0032
Patent and Trademark Office: U.S. DEPARTMENT OF COMMERCE

<u> </u>	
ņ	
፰	
/2 <del>Cl</del>	
ם ה	

0002/PTO Rev. 6/95

U.S. Department of Commerce Patent and Trademark Office

Attorney Docket Number	2723
First Named Inventor	Reena Premi
Total Pages in this Submission	59

## **NEW UTILITY PATENT APPLICATION TRANSMITTAL**

(to be used for new applications only)

APPLICATION Notice. Checklist items mentioned unc construct a new utility patent applicatio 506, 601 (37 CFR 1.77, 1.53, 35 USC explanation regarding completeness of	er Application Elements sectio n. Please refer to MPEP Secti 11, 112, 113) for detailed	ACCOMPANYING APPLICATION PARTS							
1. Fee Transmittal Form		5. FWC Application Filing Papers under 37 CFR § 1.62							
☑ Check Enc	osed	6. Application Filing Papers Under 37 CFR § 1.60							
2. Specification		7. Assignment & PTO-1595							
☑ Title of the Invention		8. Certified Copy of Priority Document(s) (if foreign priority is claimed)							
Cross Reference(s) to	Related Case(s)	9. 🗂							
Statement Regarding F Research/Developm		10. Information Disclosure Statement & PTO-1449  Copies of IDS Citation(s)							
Background of the Inve	ntion	11.   Petition Checklist and Accompanying Petition							
☑ Brief Summary of the I	•	12.   Preliminary Amendment							
☑ Brief Description of the		13. Proprietary Information							
Detailed Description	Diaming(o)	14.  Small Entity Statement							
Claim or Claims		15. Return Receipt Postcard							
Abstract of the Disclos	uro.	16.   T							
	ii e	17. 🗆							
☐ Appendix  3. ☐ Drawing(s) ( when nec		18. 🗆							
Diawing(s) ( when hec	essary per 35 USC 113)	19.							
Declaration		20. 🗆							
<b>✓</b> Executed	0								
	SIGNATURE OF	ATTORNEY OR AGENT							
Signature:	m / wh								
Attorney/Reg No.: Greg T. Su	oka, 33,800	Dated: November 13, 1997							
CERTIFICATE OF MAILING									
I hereby certify that this correspondence, including the enclosures identified above, is being deposited with the United States Postal Service "Express Mail Post Office to Addressee" service pursuant to 37 CFR 1 10 addressed to: Assistant Commissioner for Patents, Washington, D.C. 20231 on the date shown below.									
Signature: Imy Jule									
Typed or Printed Name: Greg	Y. Sueoka	Dated: November 13, 1997							
Express Mail Mailing Number: EM533087462US									
FOR OFFICIAL USE ONLY									
Application Number		Class Independent Claims							
Date of Receipt Application Filing Date	Type	GAU Total Claims  Foreign Filing License? Drawing Sheets							
Small Entity		Foreign Address? Special Handling?							

Signature

PTO/SB/17 (6-95)(modified)
Approved for use through 11/30/96, OMB 0651-0032
Patent and Trademark Office: U.S. DEPARTMENT OF COMMERCE 0002/PTO(modified) U.S. Department of Commerce Complete if Known Rev. 10/95 Patent and Trademark Office Application Number Not yet assigned Filing Date On Even Date Herewith FEE TRANSMITTAL First Named Inventor Reena Premi Group Art Unit Unknown **TOTAL AMOUNT OF PAYMENT Examiner Name** Unknown Subtotal (1) + Subtotal (2) + Subtotal (3) = (\$)1.076.00 Attorney Docket Number 2723 **METHOD OF PAYMENT FEE CALCULATION (continued)** 1. The Commissioner is hereby authorized to: 3. ADDITIONAL FEES Small Entity Large Entity Charge the indicated fees to the below Fee Code/Fee Fee Code/Fee Fee Description Fee Due mentioned deposit account. 105/\$130 205/\$65 Surcharge - late filing fee or oath Charge any additional fee required under 37 CFR 1.16 and 1 17 or credit any over payments 127/\$50 227/\$25 Surcharge-late provisional filing fee or cover sheet to the below mentioned deposit account 147/\$2,520 147/\$2,520 For filing a request for reexamination Charge the Issue Fee set in 37 CFR 1.18 at the Mailing of the Notice of Allowance, 37 CFR 1.311(b) to the below mentioned 115/\$110 215/\$55 Extension for response within first month deposit account. 116/\$400 216/\$200 Extension for response within second month Deposit Account Number: 19-2555 Deposit Account Name: FENWICK & WEST LLP 117/\$950 217/\$475 Extension for response within third month 118/\$1,510 218/\$755 Extension for response within fourth month A Duplicate Copy of this authorization is attached 119/\$310 219/\$155 Notice of Appeal 2. X Payment Enclosed: [X]Check [ ] Other 140/\$110 240/\$55 Petition to revive unavoidably abandoned application FEE CALCULATION (fees effective 10/01/96) 141/\$1.320 241/\$660 Petition to revive unintentionally abandoned 1. FILING FEE application Large Entity **Small Entity** Fee Fee Fee Code/Fee Description Due 142/\$1,320 242/\$660 Utility Issue Fee (Or Reissue) 101/\$790 201/\$395 **Utility Filing** 790 143/\$450 243/\$225 Design Issue Fee 106/\$330 206/\$165 Design Filing 122/\$130 122/\$130 Petitions to the Commissioner 108/\$790 208/\$395 Reissue 123/\$50 123/\$50 Petitions related to provisional applications Filing 126/\$240 126/\$240 Submission of Information Disclosure Statement 114/\$150 214/\$75 Provisional 40 Filing 581/\$40 581/\$40 Recording each patent assignment per property (times number of properties) SUBTOTAL (1) (\$)790 146/\$790 246/\$395 Filing a submission after final rejection 2. CLAIMS (37 ČFR 1 129(a)) Large Entity Small Entity 149/\$790 249/\$395 For each additional invention to be examined Fee Code/Fee Fee Description (37 CFR 1.129(b)) 103/\$22 203/\$11 Claims in excess of 20 Other fee (specify): 102/\$82 202/\$41 Independent claims in excess of 3 Other fee (specify): 104/\$270 Multiple dependent claim SUBTOTAL (3) (\$)40 204/\$135 109/\$82 209/\$41 Reissue independent (Col. 3) (Col. 1) (Col. 2) No. of Highest No. Previously claims over original patent Fee Existing Extra\*\* Fee Due For 110/\$22 210/\$11 Reissue claims in excess Claims of 20 and over original TOTAL 22 0 18 20 OI 0 minus' patent INDEP 6 3 3 82 = 246 minus1 X ] First presentation of multiple dependent claim SUBTOTAL (2) (\$)246 Subtract the greater number of Col. 2 \*\* If the difference between Col. 1 and Col. 2 is less than zero, then enter "0" in Col. 3 SUBMITTED BY Complete (if applicable) Typed or Printed Name Greg T. Sueoka Reg. Number 33.800

November 13, 1997

Date

	• •
1	SYSTEM AND METHODS FOR 2-TAP / 3-TAP FLICKER FILTERING
2	
3	Inventors: Reena Premi
4	William S. Herz
5	Ignatius B. Tjandrasuwita
6	
7	BACKGROUND OF THE INVENTION
8	1. Field of the Invention
9	This invention relates generally to processing of computer
0	graphics for display on a television, and more particularly, to
]	flicker filtering for computer graphics.
<b>D</b>	2. <u>Description of the Related Art</u>
Ⅱ B .	As the result of the continuous development of new
14	technologies, the distinction between computers, in particular
15	computer monitors, and televisions is becoming increasingly
<u>1</u> 6	blurred. In other words, the computer and television industries
<u>.</u> 17	are converging. For example, computer networks such as the
Ī8	Internet and the World Wide Web used to be almost exclusively a
19	computer phenomena. Now, however, televisions may also be used
20	to access these networks. As another example, broadcast
21	entertainment used to belong squarely in the television domain.
22	Now, however, many service providers are offering entertainment
23	to computer users through computer networks. As a result of this
24`	convergence, there is a need to display computer graphics
25	originally intended for computers on televisions.
26	Televisions and computers, however, generally use

Televisions and computers, nowever, generally use
incompatible graphics formats. For example, many formats for

- 1 computer monitors and flat panel displays are non-interlaced. In
- 2 other words, the entire frame of computer graphics is updated at
- 3 once. In contrast, many common television formats are
- 4 interlaced, meaning that the frame is divided into odd and even
- 5 fields and only one field or half the frame is updated at a time.
- As a result, in order to display computer graphics on a
- 7 television, the computer graphics often must be converted from a
- 8 non-interlaced to an interlaced format. This conversion
- 9 typically includes dropping lines of the display. However, this
- 10 introduces undesirable visual effects as a result of the
- conversion from a non-interlaced to an interlaced format.
  - In addition to the conversion process, the prior art also performs flicker filtering to improve the image quality. Two common types of flicker filtering are 2-tap and 3-tap filtering,
- in which either two or three non-interlaced lines are combined to
- $\frac{1}{1}6$  form each interlaced line. The prior art has attempted to
  - accomplish flicker filtering by dropping lines in both even and
- 18 odd fields to vertically make the non-interlaced image match the
- 19 scans line common for interlaced displays.
- However, there are two problems with the prior art approach.
- 21 First, the prior art requires that flicker filtering and the
- 22 conversion be performed serially, one after the other. Moreover,
- 23 each process, flicker filtering and the conversion, requires its
- 24 own hardware or a general purpose graphics processor with
- 25 software to perform each process. Furthermore, the prior art
- 26 does not provide a way to perform both 2-tap and 3-tap flicker
- 27 filtering.

Thus, there is a need for approaches with the capability of implementing both 2-tap and 3-tap filtering. In addition, there is a need to perform these operations while minimizing hardware requirements.

5

6

7

8

9

10

15

16 17

18

19

20

21

22

## SUMMARY OF THE INVENTION

In accordance with the present invention, a device which can perform both 2-tap and 3-tap flicker filtering of non-interlaced lines of computer graphics data to form interlaced lines includes a data packer, a data unpacker, and a filter circuit.

The filter circuit receives non-interlaced lines from a computer graphics source and also receives lines temporarily stored in two line buffers. The filter circuit filters the received lines to form filtered lines. The data packer converts the filtered lines to a format suitable for the line buffers and then writes them to the line buffers. The data unpacker reads the lines stored in the line buffers and converts them to a format suitable for the filter circuit. The read lines are either sent to the filter circuit for further filtering or are outputted to be displayed. Both 2-tap and 3-tap flicker filtering can be accomplished by varying the order and/or number of read, write, and filtering operations.

23 The present invention is particularly advantageous because 24 both 2-tap and 3-tap flicker filtering may be accomplished by the 25 same hardware. Moreover, the hardware is simplified since the 26 same basic functions of reading, writing, and filtering are used 27 to accomplish both 2-tap and 3-tap flicker filtering.

1 BRIEF DESCRIPTION OF THE DRAWING 2 The invention has other advantages and features which will 3 be more readily apparent from the following detailed description 4 of the invention and the appended claims, when taken in 5 conjunction with the accompanying drawing, in which: 6 Figure 1 is a block diagram of a system including the 7 present invention; 8 Figure 2 is a block diagram of a preferred embodiment of the 9 flicker filter device 104 of Figure 1, used to illustrate data 10 flow through the device; **1**1 1 Figure 3A is a block diagram of a preferred embodiment of 12 重 **重**3 the flicker filter device 104 of FIGS. 1 and 2; **1**4 Figure 3B is a block diagram of a second alternate <u>\_</u>15 embodiment of the flicker filter device 104; 16 Figures 4A and 4B are timing diagrams illustrating a method for 2-tap flicker filtering, utilizing the flicker filter device 18 104 of Figure 3; Figures 5A and 5B are timing diagrams illustrating a method 19 for 3-tap flicker filtering, utilizing the flicker filter device 20 21 104 of Figure 3; Figures 6A and 6B are timing diagrams illustrating a second 22 method for 3-tap flicker filtering, utilizing the flicker filter 23 device 104 of Figure 3; 24 Figures 7A and 7B are timing diagrams illustrating a third 25

method for 3-tap flicker filtering, utilizing the flicker filter

26

27

device 104 of Figure 3; and

Figure 8 is a timing diagram illustrating the production of 1 output control signals from input control signals, utilizing the 2 3 flicker filter device 360 of Figure 3B.

4

## DETAILED DESCRIPTION OF THE PREFERRED EMBODIMENTS

5 FIGURE 1 is a block diagram of a system 100 including the 6 present invention. The system 100 includes a data source 102, a 7 flicker filter device 104, a display encoder 106, and two line 8 buffers 108 and 110. The data source 102 is coupled to send 9 input data and an input control signal to the flicker filter 10 device 104 on lines 112 and 114, respectively. Those skilled in 11 the art will realize that the flicker filter device 104 could 12 ₫ **1**3 also receive and process many input data and respective control 14 The flicker filter device 104 is coupled to send output signals. 15 16 data and an output control signal to the display encoder 106 on The flicker filter device 104 lines 116 and 118, respectively. 17 is also coupled to write and read data to and from the line 18 buffers 108 and 110 on lines 120, 122, 124, and 126, respectively. The read/write operations are controlled by 19 control signals sent from the flicker filter device 104 to the 20 line buffers 108 and 110 on lines 128 and 130, respectively. 21 The data source 102 provides computer graphics in non-22 interlaced form and corresponding control signals to the flicker 23 filter device 104. In one embodiment, the data source 102 is a 24 Streams processor or other similar graphics engine, specifically 25 a CRT controller. In an exemplary embodiment, the data source 26 102 is a Trio 64V+ or ViRGE graphics controller chip made by S3 27

**PATENT** 

- Incorporated of Santa Clara, California. In a preferred 1
- embodiment, the data source 102 is a MUX that may select from a 2
- number of different data sources, including Streams Processors. 3
- In a preferred embodiment, the input data from the data source 4
- 102 on line 112 is digital data in RGB format. 5
- The flicker filter device 104 receives the non-interlaced 6
- input data on line 112 and flicker filters the data to produce an 7
- interlaced output data on line 116. The device 104 also 8
- generates the corresponding output control signal on line 118. 9
- In a preferred embodiment, the flicker filter device 104 includes 10
- four modes of operation. First, in the 2-tap filter mode, the
  - flicker filter device 104 combines two lines of non-interlaced
  - input data to produce each line of interlaced output data.
- Second, in the 3-tap filter mode, the flicker filter device 104
- 15 16 combines three lines of non-interlaced input data to produce each
- line of interlaced output data. Third, in the no filter mode,
- ij the flicker filter device 104 receives non-interlaced data on
- 18 line 112 passes it through to the display encoder 106 via line
- 116 without any flicker filtering. Fourth, in a convert only 19
- mode, the flicker filter device 104 receives non-interlaced data 20
- and converts it from non-interlaced to interlaced, and then it is 21
- passed through to the display encoder 106 via line 116 without 22,
- 23 any flicker filtering.
- The display encoder 106 receives the interlaced output data 24
- on line 116 and provides a source of interlaced data for a 25
- display device (not shown in Figure 1). In some embodiments, the 26
- display encoder 106 may convert the format of the incoming data 27

- 1 to a format more suitable for the display device. For example,
- 2 in a preferred embodiment, the display device is a television,
- 3 and the display encoder 106 is a TV encoder. The TV encoder 106
- 4 may convert the received data on line 116 from a digital to an
- 5 analog format and/or from a discrete time to a continuous time
- 6 signal and/or between various color formats.
- 7 The line buffers 108 and 110 are utilized during flicker
- 8 filtering. In a preferred embodiment, only one of the line
- 9 buffers 108 or 110 is used for 2-tap filtering; while both
- 10 buffers 108 and 110 are used for 3-tap filtering.

14

15

16

17

18

19

20

21

25,

23

In a preferred embodiment, the line buffers 108 and 110 are multi-purpose static RAM which can also be used for other purposes. For example, if the flicker filter device 104 is in 2-tap mode and buffer 108 is used for the 2-tap filtering, then buffer 110 may be used for other, perhaps completely unrelated, purposes. As a specific example, in a preferred embodiment, the data source 102 is a streams processor and line buffer 110 is shared with the streams processor. In 2-tap mode, the streams processor may then use the line buffer 110 to vertically interpolate a secondary stream. In no filter mode, both line buffers 108 and 110 may be used for other purposes, such as supporting a second video stream for video conferencing.

24 flicker filter device 104 of Figure 1, used to illustrate data

Figure 2 is a block diagram of a preferred embodiment of the

25 flow through the device. The flicker filter device 104 includes

26 a filter circuit 200, a data packer 202, and a data unpacker 204.

27 All of the lines shown in Figure 2 are data lines.

The filter circuit 200 has two inputs and one output. A 1 first input is adapted to receive input data in an external 2 format on line 112A; the second input is coupled to receive data 3 from the data unpacker 204 on line 220. The output is coupled to 4 send data to the data packer 202 on line 222. The filter circuit 5 200 combines the two input data streams, each of which typically 6 represents a line of computer graphics, into a single filtered 7 data line which is output to the data packer 202. In a preferred 8 embodiment, the filter circuit 200 forms a weighted sum of the 9 two input lines. In other words, each of the input lines is 10 11 11 12 12 multiplied by a constant and the two products then summed to form the filtered line. In other embodiments, the filter circuit 200 <u>1</u>3 may combine more than two data streams into a single filtered data line and/or may receive more than one data stream on either line 112A or 220. For example, the filter circuit 200 may use a standard filter such as where the first line is multiplied by fand the second line is multiplied by (1-f), where  $0 \le f \le 1$ . Still more particularly, such an exemplary filter is given by a using a pixel from row 1 (Row 1) and a pixel from row 2 (Row 2) 19 20 in the equation:

21 
$$\frac{(\text{Row 1} * f)}{16} + \frac{(\text{Row 2} * (1 - f))}{16}$$

In this example, the pixels are each 8 bits while f is 4 bits. Each numerator is therefore 12 bits. Dividing by 16 reduces the result to 8 bits.

26 The data packer 202 is adapted to write data lines to the 27 line buffers 108 and 110 via lines 120 and 124. The data packer

- 1 202 receives the filtered line from the filter circuit 200,
- 2 converts the filtered line from its external format to an
- 3 internal format, and then writes the line to one of the line
- 4 buffers 108 or 110.
- The terms "internal" and "external" are with respect to the
- 6 line buffers 108 and 110. The "internal format" is the format
- 7 used in storing data to the line buffers 108 and 110; while the
- 8 "external format" is the one used in processing data in the
- 9 filter circuit 200.
- In a preferred embodiment, the "external format" is the 10 4:4:4 signed YCrCb format; while the "internal format" may be #2 either the 4:2:2 or the 4:1:1 YCrCb format. The YCrCb format is .□ **†**3 advantageous because many filters rely heavily on the luminance 14 value, which is the Y in YCrCb. The 4:2:2 and 4:1:1 formats are shorter than the 4:4:4 format, thus allowing the use of smaller 15 16 17 18 line buffers 108 and 110 or, alternatively, allowing more complex filtering to be accomplished with the same size line buffers. For example, data that requires 24 bits per pixel (bpp) in 4:4:4 format would require 16 bpp in 4:2:2 format and 12 bpp in 4:1:1 19 format. The conversion of the data by the data packer 202 from 20 4:4:4 YCrCb format to 4:2:2 or 4:1:1 YCrCb format may be done 21 using any one of several circuits and methods well know in the 22 23. art.
  - 24 The data unpacker 204 is adapted to read data lines from the 25 line buffers 108,110 via lines 122, 126, respectively. The data 26 unpacker 204 receives the data line from the line buffer 108 or 27 110, converts the line from internal to external format, and then

- l either sends the line to the filter circuit 200 for further
- 2 filtering or outputs the data line on line 116A. The data
- 3 unpacker 204 converts the data from 4:2:2 or 4:1:1 YCrCb format
- 4 to 4:4:4 YCrCb format using any one of the conventional circuits
- 5 or methods well known in the art.
- 6 General operation of the flicker filter device 104 occurs as
- 7 follows. The line buffers 108 and/or 110 hold intermediate
- 8 results. The data unpacker 204 reads these intermediate results
- 9 from the line buffers 108 and 110. If the intermediate result is
- 10 a completed interlaced line, then it is output on line 116A. If
- it is not a completed interlaced line, then the filter circuit
- 200 combines the intermediate results with an incoming non-
- interlaced line received on line 112A. The new intermediate
- result is then written to the line buffers 108 and 110 by data
- packer 202, and the process is repeated.
- In an alternate embodiment, the data packer 202 is also
- adapted to receive input data in an external format on line 112A,
- 18 thus allowing the writing of such data directly to the line
- 19 buffers 108 and 110 without first requiring a pass through the
- 20 filter circuit 200.
- 21 Figure 3A is a detailed block diagram of a preferred
- 22 embodiment of the flicker filter device 104 of FIGS. 1 and 2. In
- 23 addition to the components shown in Figure 2, the flicker filter
- 24 device 104 further includes a line buffer write control circuit
- 25 302, a line buffer read control circuit 304, an input register
- 26 306, a color space converter 308, an output control circuit 310,
- 27 and a clock circuit 312. Before describing how the various

- 1 components are coupled, it will be useful to describe the various
- 2 signals received and sent by the flicker filter device 104.
- 3 The input data on line 112 includes 24 bits of RGB data,
- 4 denoted by FID[23:0].
- 5 The input control signal on line 114 includes control
- 6 signals for controlling operation of the flicker filter device
- 7 104 and control signals for controlling display of the input
- 8 data. The former include the signals shown in Table 1 below;
- 9 while the latter are denoted by "Controls" in Figure 3A and are
- 10 summarized in Table 2.

Table 1: Input Control Signals for Controlling the Flicker Filter

Device 104

Input Control Signal	Function
SR70[3:2]	Determines the internal format.
SR80-88[8:0]; SR72[6]	Controls and coefficients for the color space converter 308.
SR70[5,1]; SR71-SR77	Controls the filter circuit 200.
SR70[4]	Controls the output control circuit 310.
CR3D[0]	Enables the flicker filter device 104.
SR70[0]	Enables flicker filtering.

2 Table 2: Input Control Signals for Controlling Display of Input

3 Data

4

Input Control Signal	Function
FIDCLK	Dot Clock
FIHSYNC	Horizontal Sync
FIVSYNC	Vertical Sync
FIHDE	Horizontal Display Enable
FIVDE	Vertical Display Enable
FIODDF	Indicates whether odd field or even field is to be produced.
FISSDE	Indicates the location of secondary stream data
FIHBLANK	Horizontal Blanking
FIVBLANK	Vertical Blanking

5

6

7

The output data on line 116 includes 24 bits of 4:4:4 YCrCb data, denoted by FOD[23:0].

The output control signal on line 118 includes the signals shown in Table 3 below.

10

Table 3: Output Control Signals

Output Control Signal	Function
FODCLK	Dot Clock
FOHSYNC	Horizontal Sync
FOVSYNC	Vertical Sync

2

3

4

- 9

10

**1**1

The line buffers 108 and 110 can store 720 16-bit pixels or 900 12-bit pixels in the preferred embodiment of Figure 3A. Data is written to or read from the line buffers 108 and 110 in 128 bit chunks, as denoted by signals LB1DW[127:0], LB1DR[127:0], LB2DW[127:0], and LB2DR[127:0].

Line buffer 108 includes two read pointers and one write pointer. The control signal for line buffer 108 on line 128 includes the signals shown in Table 4 below.

Table 4: Control Signals for Line Buffer 108

Control Signal	Function
LB1RD	Read pulse for first read
LB1RD1	Read pulse for second read pointer
LB1WR	Write pulse
LB1RDSEL	Selects between first and second read pointers

	Reset first read pointer and write pointer.
LB1RST1	Reset second read pointer.

17 18 10

Line buffer 110 includes one read pointer and one write

pointer. The control signal for line buffer 110 on line 130

includes LB2RD, a read pulse; LB2WR, a write pulse; and LB2RST, a

reset for the read and write pointers.

The couplings and basic functions of each of the components in the flicker filter device 104 will now be described.

The clock circuit 312 is adapted to receive the input clock FIDCLK and various other input control signals on line 114 and outputs two clocks: FICLK and FFCLK. More specifically, FIDCLK is inverted and then gated with CR3D[0] (circuit enable), and SR70[0] (flicker filter enable), to generate FICLK, which latches input data and input control signals into the input register 306 and also clocks the color space converter 308. In turn, FICLK is inverted and gated with SR70[0] to generate FFCLK, which clocks the rest of the flicker filter device 104. The skew from FIDCLK to FICLK and the skew from FICLK to FFCLK each is preferably less than half of the minimum clock period.

The input register 306 is adapted to receive the input data on line 112 and Controls on line 114, and is also coupled to receive clock FICLK from the clock circuit 312. The register 306 latches the input data and input control signals on the rising

edge of FICLK and then outputs the latched Controls and RGB data, 1 now denoted as FFD[23:0]. 2 The color space converter 308 is coupled to receive Controls 3 and RGB data FFD[23:0] from input register 306 and is also 4 coupled to receive FICLK from the clock circuit 312 for clocking 5 purposes. The color space converter 308 is also adapted to 6 receive various other input control signals on line 114. 7 color space converter 308 performs initial color processing on 8 the input data, partially in response to the control signals 9 received on line 114. More specifically, the color space 10 converter 308 converts the input data from RGB format to 4:4:4 11 signed YCrCb format, the external format. The color space 12 13 converter 308 may also perform other initial processing, such as 14 color adjustments or chroma filtering. In a preferred embodiment, the color space converter 308 includes a 9-tap chroma 15 filter (not shown) that performs chroma filtering on the output from the color spaced converter. Preferably, the chroma filter uses coefficients of {3, 6, 8, 10, 10, 10, 8, 6, 3}, and scales 18 by 1/64. The processed data, now in YCrCb format, is output on 19 line 112A. The corresponding Controls are also output by the 20 color space converter 308. 21 The filter circuit 200 is coupled to receive Controls and 22 the YCrCb data from the color space converter 308. The filter 23 circuit 200 is also coupled to receive data from the data 24 unpacker 204 on line 220. The filter circuit 200 is further 25 coupled to receive FFCLK from the clock circuit 312 on line 115 26

and adapted to receive various input control signals SR70[5,1]

- 1 and SR71-SR77 on line 114. As described previously, the filter
- 2 circuit 200 combines the received input data streams into a
- 3 single filtered data line which is output to the data packer 202
- 4 on line 222. Although Figure 3A only depicts two lines 112A and
- 5 220 for receiving data to be filtered, this depiction is for
- 6 purposes of clarity in Figure 3A. The filter circuit 200 is not
- 7 limited to combining two data streams at a time. The filtering
- 8 is controlled by the various received control signals and clocked
- 9 by FFCLK.

12 12

13

14

15

16

17

18

19

20

- The data packer 202 is coupled to receive the filtered data from the filter circuit 200 on line 222. The data packer 202 is also coupled to receive data in the external format, 4:4:4 YCrCb format in this embodiment, directly from the color space converter 308 on line 112A. The data packer 202 is further coupled to receive control signals from the write control circuit 302, adapted to receive input control signals on line 114, and coupled to receive FFCLK from the clock circuit 312. As described previously, the data packer 202 converts received data lines from the external format to an internal format, and then writes the re-formatted line to one of the line buffers 108 or 110 via lines 120 or 124.
- The line buffer write control circuit 302 controls the
  writing of data from the data packer 202 to the line buffers 108
  or 110. More specifically, the write control circuit 302 is
  coupled to receive Controls from the color space converter 308
  and FFCLK from the clock circuit 312, and is adapted to receive
  input control signals on line 114. In response to these inputs,

- 1 the write control circuit 302 generates control signals for the
- 2 data packer 202 and write control signals for line buffers 108
- 3 and 110 on lines 128 and 130, respectively.

Ī

112

13 14

15

16

18

19

20

- The data unpacker 204 is adapted to receive data lines from
- 5 the line buffers 108 and 110 via lines 122 and 126. The data
- 6 unpacker 204 is further coupled to receive control signals from
- 7 the read control circuit 304 and adapted to receive input control
- 8 signals on line 114. As described previously, the data unpacker
- 9 204 converts received lines from internal to external format, and
- 10 then either sends the line to the filter circuit 200 on line 220
- for further filtering or outputs the data line on line 116A.

The line buffer read control circuit 306 controls the reading of data from the line buffers 108 or 110 to the data unpacker 204. More specifically, the read control circuit 304 is coupled to receive Controls from the color space converter 308 and FFCLK from the clock circuit 312, and is adapted to receive input control signals on line 114. In response to these inputs, the read control circuit 304 generates control signals for the data unpacker 204 and read control signals for line buffers 108 and 110 on lines 128 and 130, respectively.

Finally, the output control circuit 310 is coupled to
receive data from the data unpacker 204 on line 116A or from the
color space converter 308 on line 112A. The output control
circuit 310 also is coupled to receive control signals from the
color space converter 308, coupled to receive FICLK and FFCLK
from the clock circuit 312, and adapted to receive input control
signals on line 114. The output control circuit 310 sends output

- 1 data, denoted FOD[23:0], to the display encoder 106 of Figure 1
- 2 on line 116. The output control circuit 310 also converts the
- 3 input Controls to output control signals appropriate for the
- 4 output data. The output control signals are transmitted to the
- 5 display encoder 106 on line 118.
- 6 The above components were described in the context of
- 7 converting non-interlaced input data to interlaced output data.
- 8 The flicker filter device 104, however, need not always implement
- 9 flicker filtering. For example, the flicker filter device 104
- 10 may only perform conversion of the data from non-interlaced to
- interlaced without flicker filtering by setting the value of f to
- one. For example, flicker filtering may be disabled by not
- asserting SR70[0] independent of whether conversion is done.
- $\frac{14}{14}$  Then, the output data provided by the output control circuit 310
- will be the unfiltered data received from the color space
- 16 converter 308 on line 112A, and the output clock FODCLK will be
- 7 FICLK. In contrast, if flicker filtering is enabled, then the
- 18 output data will be data from the data unpacker 204 on line 116A
- 19 and the output clock FODCLK will be FFCLK.
- Referring now to Figure 3B, a second embodiment 360 of the
- 21 flicker filter device 104 is shown. The second embodiment 360
- 22 preferably comprises a color space converter 350, a 9-tap chroma
- 23 filter 352, a plurality of multiplexers 356, 358, a filter and
- 24 aperture correction circuitry 354, and other control circuitry
- 25 370, 372, 374, 376, 378. The second embodiment 360 of the
- 26 flicker filter device 104 is shown coupled to a plurality of data

PATENT

- 1 packers 202a, 202b, a plurality of data unpackers 204a, 204b,
- 2 204c, the first line buffer 108 and the second line buffer 110.
- 3 The color space converter 350 is coupled to the data source
- 4 102 to receive an RGB signal. The color space converter 350
- 5 preferably converts 24 bits of RGB to 24 bits in YCrCb format.
- 6 This conversion is done in a conventional manner. The output of
- 7 the color space converter 350 is coupled to the input of the 9-
- 8 tap chroma filter 352. The 9-tap chroma filter 352 performs
- 9 chroma filtering in a manner described above using the
- 10 coefficients uses coefficients of {3, 6, 8, 10, 10, 10, 8, 6, 3},
- and scaling by 1/64, for example. The output of the 9-tap chroma
- $\widehat{\mathbb{T}}$ 2 filter 352 is provided to an input of the first multiplexer 356,
- to an input of the second multiplexer 358, to an input of the
  - flicker filter & aperture correction circuitry 354, and to an
- 15 input of the second data packer 202b.

- The second multiplexer 358 also has a second input coupled
- to the output of the data unpacker out 204. The control input is
- 18 coupled to receive a TVFF enable signal. Thus, the second
- 19 multiplexer 358 either outputs a flicker filtered signal from the
- 20 data unpacker out 204 or an signal that is not flicker filtered
- 21 directly from the output of the 9-tap chroma filter 352.
- The first multiplexer 356 has its first input coupled to the
- 23 output of the 9-tap chroma filter 352, as described above, and a
- 24 second output coupled to the output of the flicker filter &
- 25 aperture correction circuitry 354. The first multiplexer 356
- 26 provides at its output either the new in coming data line or data
- 27 from the flicker filter & aperture correction circuitry 354. The

- 1 output of the first multiplexer 356 is in turn coupled to the
- 2 first data packer 202a which packs the data for storage in the
- 3 first line buffer 108. The first data packer 202a operates
- 4 similar to device 202 described above. The first data packer has
- 5 an input coupled to the output of the first multiplexer 356 and
- 6 an output coupled to an input of the first line buffer 108.
- 7 The first line buffer 108 is used to store data that has
- 8 been partially flicker filtered, and partial sums. The output of
- 9 the first line buffer 108 is coupled to an input of the data
- unpacker out 204a to send data to the TV encoder 106. The output
- of the first line buffer 108 is also coupled to an input of the
  - data unpacker 1 204a to send data to the flicker filter &
- aperture correction circuitry 354.

<u>1</u>6

- The data packer 2 202b, the second line buffer 110, and the
- data unpacker 2 204c are coupled together like their counter
  - parts the data packer 1 202a, the first line buffer 108, and the
  - data unpacker 1 204b. However, the input to the data packer 2
- 18 202b is coupled to the output of the 9-tap chroma filter 352 as
- 19 noted above, and the output of the data unpacker 2 204c is
- 20 coupled to a different output of the flicker filter & aperture
- 21 correction circuitry 354.
- 22 Finally, the second embodiment 360 provides similar control
- 23 logic including a line buffer (LB) write control unit 370, a LB
- 24 read control unit 372, a clock generator 374 which is a division
- 25 circuit for generating the FODCLK signal, a horizontal sync
- 26 control unit 376, and a vertical sync control unit 378. Based on
- 27 the timing diagrams that will be described, those skilled in the

PATENT

- art will understand how to construct these control units and how 1
- they operated to control the other components shown in Figure 3B. 2
- FIGS. 4-8 illustrate various methods of operating the 3
- flicker filter device 104 of Figure 3A. FIGS. 4-7 illustrate 4
- production of interlaced output data from non-interlaced input 5
- data; while Figure 8 illustrates the production of output control 6
- signals from input control signals. 7
- Figures 4A and 4B are timing diagrams illustrating a method 8
- for 2-tap flicker filtering utilizing the flicker filter device 9
- 104 of Figure 3A. Figure 4A illustrates the production of an 10
  - even field of an interlaced output which displays a total of 480
- 11 12 lines; while Figure 4B illustrates the production of the
  - corresponding odd field. The method is not limited to displays
- of 480 lines. Line buffer 110 is not required for 2-tap
- filtering.
- The nomenclature used in FIGS. 4A and 4B is as follows. The
- 15 16 17 signals FIODDF, FIVSYNC, . . . FOVSYNC are as described
- previously with respect to Figure 3A. The nomenclature "Ln" 18
- represents input data line n. Thus, in the 480-line example of 19
- FIGS. 4A and 4B, one frame of non-interlaced input data is 20
- represented by LO, L1, . . . L479, as illustrated in the row 21
- corresponding to FID[23:0]. The nomenclature "Lm, n" represents 22
- the data line which results from filtering input data lines m and 23
- n together. The output data lines are L0, 1; L2, 3; . . . L478, 24
- 479 for the even field of Figure 4A and L1, 2; L3, 4; . . . L477, 25
- 478; L479' for the odd field of Figure 4B, as illustrated in the 26
- rows corresponding to FOD[23:0]. 27

Figure 4A illustrates production of the even field. Line 0 1 (L0) is received 400 by the flicker filter device 104 and written 2 402 to line buffer 108. When line 1 (L1) is received 404, line 0 3 is read 406 from line buffer 108 and then filtered with line 1. 4 The filtered line LO, 1 is written 408 back to line buffer 108. 5 This is basically a read-modify-write operation for line buffer 6 108. When the filtered data LO, 1 is written 408 to line buffer 7 108, it is read 410 from line buffer 108 and outputted 412 at 8 half the clock rate at which input data is received. The same 9 process is repeated for successive lines to produce the even 10 П field. In more detail, referring additionally to Figure 3A, line 0 12 ı\_ is received 400 by the input register 306, converted to the **T**3 external 4:4:4 YCrCb format by the color space converter 308, and 14 then converted from the external format to the internal format **¥**5 **1**6 and written 402 to line buffer 108 by the data packer 202 under ₫7 control of the write control circuit 302. Line 1 is then 18 received 404 by the input register 306 and converted to external format by the color space converter 308. Simultaneously, line 0 19 is read 406 from buffer 108 and converted to external format by 20 the data unpacker 204 under control of the read control circuit 21 Lines 0 and 1, both in external format, are then combined 22 into filtered line L0,1 by filter circuit 200. The filtered line 23 L0,1 is converted to internal format and written 408 back to line

control circuit 302. The data unpacker 204 under control of the

read control circuit 304 reads 410 the filtered data L0,1 from

buffer 108 by the data packer 202 under control of the write

24

25

26

- l line buffer 108, converts it to external format, and outputs 412
- 2 the filtered line LO,1 via the output control circuit 310.
- 3 One type of write 408 operation is performed to line buffer
- 4 108 but two different types of read operations are performed:
- 5 one to read 406 the previously stored line and one to read 410
- 6 the output line. The two read operations 406, 410 may be
- 7 implemented by using a line buffer 108 with two read ports. In
- 8 the preferred embodiment of Figure 3A, however, the two read
- 9 operations 406, 410 are time multiplexed using two read pointers
- 10 LB1RD and LB1RD1, with signal LB1RDSEL selecting which read
- pointer is active. As a result, the line buffer 108 only
- requires a single read port.

1I

13 14

15

16

18

19

20

21

22

108.

- Furthermore, the first read pointer LB1RD and the write pointer LB1WR are both reset by LB1RST, which in this embodiment is generated in response to either FIHSYNC or the rising edge of FIHDE. The second read pointer LB1RD1 has an independent reset LB1RST1, which in this embodiment is generated once for every two input lines because one output data line is generated for every two input data lines. Since the reset signal LB1RST is sometimes generated when LB1RD1 is still actively reading from line buffer 108, the reset LB1RST should not corrupt data in the line buffer
- 23 In the remaining descriptions, the level of detail contained
- 24 in the previous three paragraphs will be omitted for clarity.
- 25 The odd field of Figure 4B is produced in an analogous
- 26 manner with the following special cases at the beginning and end
- 27 of the field. At the beginning of the field, line 0 (L0) is not

used. At the end of the field, the last interlaced output line 1 (L479') should be produced by filtering lines 479 and 480, but 2 line 480 does not exist. Hence, L479' is produced either by not 3 filtering line 479 or by filtering line 479 with itself. Other 4 approaches for handling these special cases will be apparent to 5 those of ordinary skill in the art depending on implementation. 6 Figures 5A and 5B are timing diagrams illustrating a method 7 for 3-tap flicker filtering utilizing the flicker filter device 8 104 of Figure 3A. As with FIGS. 4A and 4B, Figure 5A illustrates 9 the production of an even field of an interlaced format 10 displaying 480 lines; while Figure 5B illustrates the production 11 1 of the corresponding odd field. 12 ı Basic operation is illustrated by the production of filtered 113 **1**4 line L0,1,2 in Figure 5B. When line 0 (L0) is received 500, it <u>1</u>5 is written 502 to line buffer 110. When line 1 (L1) is received 16 504, it is written 506 to line buffer 108. When line 2 (L2) is received 508, L0 is read 510 from line buffer 110 and L1 is read 512 from line buffer 108. All three lines L0, L1, and L2 are 18 filtered together and the resulting filtered line L0,1,2 is then 19 written 514 back into line buffer 108. When the filtered data 20 L0,1,2 is written 514 to line buffer 108, it is then read 516 21

18235/02723/645322

from line buffer 108 and outputted 518 at half the input clock

preparation for the production of filtered line L2,3,4. The same

rate. Line 2 is also written 520 to line buffer 110 in

process is repeated for successive lines.

22

23

24

PATENT

- The read pointer LB2RD and write pointer LB2WR are cleared 1 by LB2RST, which in this embodiment is generated in response to 2
- either FIHSYNC or the rising edge of FIHDE. 3
- Special cases may occur at the beginning and end of each 4
- field. For example, for the even field of Figure 5A, filtered 5
- line L0,1 is a special case since line -1 does not exist. As 6
- another example, for the odd field of Figure 5B, filtered line 7
- L478,479 is a special case since line 480 does not exist. As 8
- described previously, various approaches are generally known for 9
- handling these special cases. 10

**1**1 .<u>□</u> (112

重 計3

- FIGS. 6A and 6B are timing diagrams illustrating a second method for 3-tap flicker filtering utilizing the flicker filter device 104 of Figure 3A. As usual, Figure 6A shows production of the even field; while Figure 6B shows production of the odd field.
- 15 16 17 Basic operation is illustrated by the production of filtered
  - line L0,1,2 in Figure 6B. Line 0 (L0) is received 600 and
- written 602 to line buffer 110. When line 1 (L1) is received 18
- 604, line 0 is read 606 from line buffer 110 and filtered with 19
- line 1. The resulting filtered line L0,1, which is an 20
- intermediate result, is written 608 to line buffer 108. When 21
- line 2 (L2) is received 610, intermediate result L0,1 is read 612 22
- from line buffer 108 and filtered with line 2. The filtered line 23
- L0,1,2 is then written 614 back to line buffer 108. When the 24
- filtered data L0,1,2 is written 614 to line buffer 108, it is 25
- then read 616 from line buffer 108 and outputted 618 at half the 26
- input clock rate. Line 2 is also written 620 to line buffer 110 27

- 1 in preparation for the production of filtered line L2,3,4. The
- 2 same process is repeated for successive lines.
- 3 Again, special cases may occur at the beginning and/or end
- 4 of each field. Examples include filtered line L0,1 in Figure 6A
- 5 and filtered line L478,479 in Figure 6B.
- 6 FIGS. 7A and 7B are timing diagrams illustrating a third
- 7 method for 3-tap flicker filtering utilizing the flicker filter
- 8 device 104 of Figure 3A. As usual, Figure 7A shows production of
- 9 the even field; while Figure 7B shows production of the odd
- 10 field.
- Basic operation is illustrated by the production of filtered 1 line L0,1,2 in Figure 7B. Line 0 (L0) is received 700 and 12 13 13 written 702 to line buffer 108. When line 1 (L1) is received 14 14 704, line 0 is read 706 from line buffer 108 and filtered with <u> 1</u>5 line 1. The resulting filtered line L0,1, which is an 16 intermediate result, is written 708 to line buffer 108. line 2 (L2) is received 710, intermediate result L0,1 is read 712 from line buffer 108 and filtered with line 2. The filtered line 18 L0,1,2 is then written 714 to line buffer 110. When the filtered 19 data L0,1,2 is written 714 to line buffer 110, it is then read 20 716 from line buffer 110 and outputted 718 at half the input 21 clock rate. Line 2 is also written 720 to line buffer 108 in 22 preparation for the production of filtered line L2,3,4. The same 23 process is repeated for successive lines. Again, special cases 24 may occur at the beginning and/or end of each field. This method 25 has an advantage of not requiring the second read pointer LB1RD1 26 for line buffer 108. 27

- The flicker filter device 104 of Figure 3A may implement any 1
- of the 2-tap or 3-tap flicker filtering methods illustrated 2
- above. Hence, one advantage of the flicker filter device 104 of 3
- Figure 3A is that the same hardware may be used to implement 4
- different flicker filter functions with different numbers of 5
- 6 taps.
- 8 is a timing diagram illustrating the production 7 FIGURE
- of output control signals from input control signals, utilizing 8
- the flicker filter device 104 of FIGURE 3. More specifically, 9
- the output control circuit 310 generates the interlaced output 10
- control signals FOHSYNC, FODE, and FOVSYNC from the non-
- interlaced mode input control signals FIHSYNC, FIHDE, FIVDE,
- 12 13 14 FIVBLANK, and FIVSYNC. As a result of the conversion from non
  - interlaced format to interlaced format, input data is received at
- twice the rate at which output data is generated.
- In the preferred embodiment of Figure 8, the generation of
- 15 16 17 output control signals is initiated at the beginning of the even
- field. Figure 8 depicts a time period corresponding to this 18
- 19 initiation.
- FOHSYNC is generated as follows. The portion of the output 20
- control circuit 310 that generates FOHYSNC is reset at the first 21
- rising edge 800 of horizontal display enable (FIHDE) that follows 22
- the falling edge 802 of vertical blank (FIVBLANK) during even 23
- field (i.e., FIODDF is low 804). Reset does not occur during odd 24
- The output control circuit 310 determines the start 25
- position T1 of FIHSYNC, which is the time between the rising edge 26
- 800 of FIHDE and the rising edge 806 of FIHSYNC. The output 27

. PATENT

- 1 control circuit 310 also determines the width T2 of FIHSYNC.
- 2 Both T1 and T2 are multiplied by two to generate the interlaced
- 3 horizontal sync output FOHSYNC, which is referenced to the
- 4 leading edge 800 of FIHDE. The flicker filter data pipeline
- 5 delay is also added in generation of FOHSYNC. In Figure 8,
- 6 Latency is provide to match the delay through the flicker filter
- 7 device 200 and the delay in processing the data in the color
- 8 space converter 308.
- 9 FODE is generated by determining the period T3 from the
- 10 falling edge 812 of FIHSYNC to the next leading edge 814 of
- FIHDE. The parameters T1, T2, and T3, are all multiplied by two
- to produce the interlaced output enable FODE, also referenced to
- the leading edge 800 of FIHDE.
- In the embodiment of Figure 8, the generation of FOHSYNC and
- starts one line earlier from the first active input line (L0) or
- $\frac{1}{100}$  two lines earlier from the first active output data (L0,1) and
- 7 output display enable (FODE). This results in the correct
- 18 synchronization of FOHSYNC with FODE and FOD[23:0]. In general,
- 19 generation of FOHSYNC must begin at a point which ensures that
- 20 FOHSYNC will be generated in between two output lines.
- 21 FOVSYNC is generated by delaying FIVSYNC by the flicker
- 22 filter data pipeline delay and also by the amount specified in TV
- 23 VSYNC delay register (SR78). A counter which is used to delay
- 24 both the rising edge and the falling edge of FIVSYNC by the
- 25 amount specified by SR78 is incremented by FFCLK/16. Because the
- 26 vertical sync can be delayed by more than one horizontal time,
- 27 FIVSYNC can be optionally programmed such that it is generated

- 1 one line earlier than shown in the above timing diagrams and then
- 2 delayed by approximately one horizontal time. This is highly
- 3 recommended because FOVSYNC can then be positioned independently
- 4 of FOHSYNC. The delay depends on timing based on the programming
- 5 of the CRT controller.
- 6 Although the invention has been described in considerable
- 7 detail with reference to certain preferred embodiments thereof,
- 8 other embodiments are possible. For example, the invention can
- 9 be incorporated into an integrated circuit on a semiconductor
  - device using techniques known in the art. Therefore, the spirit
  - and scope of the appended claims should not be limited to the
  - description of the preferred embodiments contained herein.

## WHAT IS CLAIMED IS:

1 1.	А	device	for	flicker	filtering	a	plurality	of	non-
------	---	--------	-----	---------	-----------	---	-----------	----	------

- interlaced lines containing computer graphics data to form a 2
- plurality of interlaced lines, the device programmable to combine 3
- either two or three non-interlaced lines to form each interlaced 4
- line, the device comprising: 5

17

18

19

20

21

22

23

24

- a data packer having an input and two outputs for converting 6 data from an external format to an internal format, the 7 two outputs adapted to write data in the internal 8 format to a first line buffer and to a second line 9 10 11 13 14 15 16 buffer respectively;
  - a data unpacker having two inputs and two outputs for converting data read from the first and second line buffers from the internal format to the external format, the two inputs adapted to receive data read from the first line buffer and from the second line buffer respectively, the first output adapted to output data in the external format; and
  - a filter circuit having two inputs and an output for combining data received at the two inputs into filtered data, the first input adapted to receive data containing video information in the external format, the second input coupled to receive data from the second output of the data unpacker, the output coupled to send the filtered data in the external format to the input of the data packer.

1 2. The device of claim 1 wherein:

1

2

3

4

14

15

16

17

4

and

- the data packer further has a second input adapted to receive data containing computer graphics in the external format.
  - 3. The device of claim 1 further comprising:
    - a line buffer write control circuit, adapted to receive an external control signal including a clock, adapted to send a line buffer write control signal to the first and second line buffers, and coupled to send a data packer control signal to the data packer, for generating the line buffer write control signal and the data packer control signal in response to the external control signal; and
    - a line buffer read control circuit, adapted to receive the external control signal, adapted to send a line buffer read control signal to the first and second line buffers, and coupled to send a data unpacker control signal to the data unpacker, for generating the line buffer read control signal and the data unpacker control signal in response to the external control signal.
- 1 4. The device of claim 3 wherein the line buffer read 2 control signal comprises:
- a first read pulse for reading from the first line buffer;

5	a second read pulse for reading from the first line buffer.
1	5. The device of claim 4 wherein:
2	a first read pulse increments a first pointer to the first
3	line buffer; and
4	the second read pulse increments a second pointer to the
5	first line buffer.
1	6. The device of claim 1 comprising:
2	a color space converter adapted to receive data in a second
3	external format, for converting the data from the
4	second external format to the external format.
3   4   4   1   1   1   1   1   1   1   1	7. The device of claim 6 wherein:
<b>1</b>	the second external format is an RGB format; and
	the external format is a 4:4:4 signed YCrCb format.
	8. The device of claim 1 wherein:
1 2 1	the external format is a 4:4:4 signed YCrCb format.
1	9. The device of claim 8 wherein:
2	the internal format is programmably selected from a group
3	consisting of a 4:4:4 YCrCb format, a 4:2:2 YCrCb
4	format, and a 4:1:1 YCrCb format.
1	10. The device of claim 1 further comprising:
2	an output control circuit adapted to receive a non-
3	interlaced mode control signal and adapted to send an
4	interlaced mode control signal, for converting the non-

5	interlaced mode control signal to the interlaced mode
6	control signal.
1	11. The device of claim 10 wherein
2	the non-interlaced mode control signal includes a first
3	horizontal sync signal, a first vertical sync signal, a
4	vertical blank signal, and a horizontal blank signal;
5	and
6	the interlaced mode control signal includes a second
7	horizontal sync signal, a second vertical sync signal,
	and a blank signal.
	12. A method for flicker filtering a plurality of non-
2	interlaced lines to form a plurality of interlaced lines, the
	method comprising the steps of:
	receiving a non-interlaced line in an external format;
<b>5</b>	converting the received non-interlaced line from the
	external format to an internal format;
7	retrieving an intermediate line in the internal format from
8	a line buffer;
9	combining the non-interlaced and intermediate lines to form
10	a filtered line in the internal format; and
11	converting the filtered line from the internal format to the
12	external format to form an interlaced line.
1	13. The method of claim 12 wherein
2	the external format is a 4:4:4 signed YCrCb format.
1	14. The method of claim 13 further comprising the step of:

2	selecting the internal format from a group consisting of a
3	4:4:4 YCrCb format, a 4:2:2 YCrCb format, and a 4:1:1
4	YCrCb format.
1	15. A method for flicker filtering a plurality of non-
2	interlaced lines to form a plurality of interlaced lines, each
3	interlaced line formed from two non-interlaced lines, the method
4	utilizing a line buffer and comprising the steps of:
5	receiving a first non-interlaced line and writing said line
6	to a line buffer;
_7	simultaneously reading the first non-interlaced line from
<b>□</b> 8	the line buffer, receiving a second non-interlaced
<b>1</b> 9	line, combining the first and second non-interlaced
	lines to form an interlaced line, and writing the
	interlaced line to the line buffer; and
12	repeating the above steps to form a plurality of interlaced
13 1	lines.
1	16. A method for flicker filtering a plurality of non-
2	interlaced lines to form a plurality of interlaced lines, each
3	interlaced line formed from three non-interlaced lines, the
4	method utilizing two line buffers and comprising the steps of:
5	receiving a first non-interlaced line and writing said line
6	to a first line buffer;
7	simultaneously reading the first non-interlaced line from
8	the first line buffer, reading a second non-interlaced
9	from a second line buffer, receiving a third non-
10	interlaced line and writing said line to the second

11	line buffer, combining the first, second and third non-
12	interlaced lines to form an interlaced line, and
13	writing the interlaced line to the first line buffer;
14	and
15	repeating the above steps to form a plurality of interlaced
16	lines.
1	17. A method for flicker filtering a plurality of non-
2	interlaced lines to form a plurality of interlaced lines, each
3	interlaced line formed from three non-interlaced lines, the
<u>-</u> 4	method utilizing two line buffers and comprising the steps of:
<u></u> 5	simultaneously reading a first non-interlaced line from a
6	first line buffer, receiving a second non-interlaced
	line, combining the first and second non-interlaced
8	lines to form an intermediate line, and writing the
	intermediate line to a second line buffer;
T0	simultaneously reading the intermediate line from the second
T0	line buffer, receiving a third non-interlaced line and

the second line buffer; and
repeating the above steps to form a plurality of interlaced
lines.

12

13

14

writing said line to the first line buffer, combining

the intermediate and third non-interlaced lines to form

an interlaced line, and writing the interlaced line to

1 18. A method for flicker filtering a plurality of non-2 interlaced lines to form a plurality of interlaced lines, each

3	interlaced line formed from three non-interlaced lines, the
4	method utilizing two line buffers and comprising the steps of:
5	simultaneously reading a first non-interlaced line from a
6	first line buffer, receiving a second non-interlaced
7	line, combining the first and second non-interlaced
8	lines to form an intermediate line, and writing the
9	intermediate line to the first line buffer;
10	simultaneously reading the intermediate line from the first
11	line buffer, receiving a third non-interlaced line and
12	writing said line to the first line buffer, combining
13	the intermediate and third non-interlaced lines to form
14	an interlaced line, and writing the interlaced line to
	a second line buffer; and
16	repeating the above steps to form a plurality of interlaced
17	lines.
17	
4-1-1-2 1-1-1-1-	

1

2

3

## ABSTRACT OF THE DISCLOSURE

A device performs both 2-tap and 3-tap flicker filtering of 4 non-interlaced lines of computer graphics data to form interlaced 5 lines. The device includes a data packer, a data unpacker, and a 6 filter circuit. The filter circuit combines lines that it 7 receives to form filtered lines. The data packer writes the 8 filtered lines to line buffers while the data unpacker reads the 9 lines stored in the line buffers. The read lines are either sent 10 :II to the filter circuit for further filtering or are outputted to 11 12 be displayed as interlaced lines. Both 2-tap and 3-tap flicker 43 filtering can be accomplished by varying the order and/or number 14 of read, write, and filter operations. 


PTO/SB/01 (6-95) (modified)
Approved for use through 10/31/96 OMB 0651-0032
Patent and Trademark Office: U.S. DEPARTMENT OF COMMERCE

			ment of Commerce	2	Attorney Docket	Number	2723									
					First Named Inve	entor	Reena Pre	Reena Premi								
DEC	LAR	ATION	FOR		COMPLETE IF KNOWN											
		OR DES			Application Nun	nber	Not yet ass	Not yet assigned								
					Filing Date		On Even D									
				Group Art Unit		Unknown										
[X] Declaration Submitted with Initial Fil		OR []	Declaration Submitted a Initial Filing		Examiner Name		Unknown									
As a below named invertible My residence, post office I believe I am the origin plural names are listed by	e addrea	ss, and citize and sole inv	enship are as sta entor (if only o	ne name	is listed below) or	r an original,	first and joint ir	ventor (if								
		SYSTEM	AND METH	ODS FO	)R 2-TAP / 3-TAF	FLICKER	FILTERING									
the specification of whi	ch		(Title	of the In	vention)											
[X] is attached hereto OR																
[ ] was filed on (MM Application Number [_ I hereby state that I havamended by any amend I acknowledge the duty Regulations. § 1.56.	e review ment sp	] and red and unde ecifically re	was amended or erstand the cont ferred to above	on (MM/ tents of t	DD/YYYY) [he above identified	d specificatio	] (if applic n, including the	able). claims, as								
			-													
I hereby claim foreign for patent or inventor's States of America, liste or of any PCT internati	certifica d below	ite, or § 365 and have al	(a) of any PCT so identified be	internatelow, by	tional application vehicles the box,	which designates any foreign a	ated at least one application for p	country other th atent or inventor	an the United							
Prior Foreign Applicati	on	Co	untry		gn Filing Date		iority		py Attached?							
Number(s)				(MN	A/DD/YYYY)		Claimed	YES	NO							
									[]							
					•		[ ] [ ]									
						1	[]		[]							
						[ ]										
[ ] Additional foreign	gn appl	ication nun	nbers are liste	d on a s	supplemental price	ority sheet a	ttached hereto	:								
T !!1-! 41 1	- 64	1TM. 25	IIt. d Ctata	. C- 1- 9	110(-) - 6 11-	itad Ctataa		liantiam(a) lista	d halarr							
I hereby claim the ber Application					(MM/DD/YYYY)		provisional app		. Delow.							
Application		FII	mg Date	(MINTER)	/	application applic	ation numbers ar on a supplement									
							sheet a	ttached hereto.								

DECLARATION										Page 2								
internated claims the first patenta	I hereby claim the benefit under Title 35, United States Code § 120 of any United States application(s), or § 365(c) of any PCT international application designating the United States of America, listed below and, insofar as the subject matter of each of the claims of this application is not disclosed in the prior United States or PCT international application in the manner provided by the first paragraph of Title 35, United States Code § 112, I acknowledge the duty to disclose information which is material to patentability as defined in Title 37, Code of Federal Regulations § 1.56 which became available between the filing date of the prior application and the national or PCT international filing date of this application.																	
			ication		Parent			Parent F				F	Paren	t Patent	Number			
		umber			mber			(MM/D					(i,	f applic	able)			
					•••						1			tto ab a d	haveta			
A	[ ] Additional U.S. or PCT international application numbers are listed on a supplemental priority sheet attached hereto.																	
				appoint the follemark Office				l/or ager	ıt(s) to	prosecu	ite thi	s appli	icatio	on and t	o transact	all		
business in the Patent and Trademark Office connected therewith:  Name Registration Name Registration																		
						Number									Number			
			ay Prasad			36,247				Rajiv F				ļ	39,3			
			rt C. Smith ael W. Fari			20,355 41,015			(	Greg T.	Sueo	ka			33,8	UU		
				~														
					amed o	n a supp	plement	al sheet	attach	ed heret	0.							
Please o	Additional attorney(s) and/or agent(s) named on a supplemental sheet attached hereto.  Please direct all correspondence to:  Michael W. Farn  Fenwick & West LLP  Two Palo Alto Square, Suite #700  Palo Alto, California 94306  U.S.A.																	
Teleph	one	(415	5) 858 - 782	3				F	ax	(415) 4	194-14	117						
are beli made a false st	I hereby declare that all statements made herein of my own knowledge are true and that all statements made on information and belief are believed to be true; and further that these statements were made with the knowledge that willful false statements and the like so made are punishable by fine or imprisonment, or both, under Section 1001 of Title 18 of the United States Code and that such willful false statements may jeopardize the validity of the application or any patent issued thereon.  Name of Sole or First Inventor:																	
	e of S	Sole o	r First II	iventor:					mea i	or uns u	insign	eu IIIv	CIIIOI		C - CC			
Given Name	R	eena			Midd Initial			Family Name	Prei	mi				1	Suffix e.g. Jr.			
Inventor's Signature Relua Press. Date 10/31/97																		
Residence: City Santa Clara					:	State	CA.	Count	ry	U.S.A.			Citizenship India					
Mailin	Mailing Address 2200 Agnew Road #211																	
Mailin	Mailing Address																	
City Santa Clara State CA Zip							950:	54	(	Countr	у	U.S.A.						

[X] Additional inventors are being named on supplemental sheet(s) attached hereto

DECLARATION									ADDITIONAL INVENTOR(S) Supplemental Sheet									
Name of Additional Joint Inventor, if any: [ ] A petition has been filed for this unsigned inventor														•				
Given Name		Villiam	Middle Initial S.				Family Name Herz						Suf e.g.					
Invent Signat		l	Villiam S. Herz	<u> </u>								Date	<u> </u>	<del>Un</del>	197			
Reside	Stat	te	CA		Count	ry	U.S.A	U.S.A.			Citizenship			۱.				
Mailin	ıg Add	iress	39708 Potrero Drive															
Mailing Address										-								
City	New	'ark			State			<b>\</b>	Zip 94560		560	-   (	Count	try	U.S.A	٠.		
Nam	e of	Addit	tional Joint Inventor	r, if a	ny:	T	<u> </u>	] [	A petitic	on ha	as been i	filed for	this	unsig	gned inv	vento	r	
Given Name	Ig	gnatius	1	Mide Initia		B.			amily Jame	Tj	andrası	uwita				Suffix e.g. Jr.		
Invent Signat												Date						
Reside	ence:	City	Union City		Stat	te	CA		Count	ry	U.S.A	.•		Citi	zenship	p U.S.A.		ke .
Mailin	ıg Add	iress	32421 Seaside Drive															
Mailin	ıg Add	iress													,			
City	Unio	on City	<i>'</i>		State		CA	١.	Zip	94587		(	Country		U.S.A.			
Nam	e of a	Addit	tional Joint Inventor	r, if a	ny:	Ī	[			on ha	as been i	filed for	this	unsig	gned inv	vento	r	
Given Name	- 1			Mide Initia										Suf e.g.				
Invent Signat												Date						
Reside	ence:	City			Stat	State			Country			Citizensl				,		
Mailin	ıg Add	iress																
Mailin	ıg Add	lress																
City					Sta	ate			Zip	Country								
Nam	e of	Addit	tional Joint Inventor	r, if a	ny:	〒	一	] /	A petitic	on ha	as been i	filed for	this	unsiş	gned inv	vento	r	
Given Name				Mide	dle				amily Jame							Suf e.g.		
Invent Signat	or's			*****		_			unic	<u> </u>		Date				****		
Reside	-	City			Stat	te		$\neg$	Country			Citizensh				<b>,</b>		
Mailin	ıg Add	iress							<u> </u>		<u> </u>							
Mailin	ıg Add	iress																
City State Zip								(	Count	try								







FIGURE 2






FIGURE 4A




FIGURE 4B




FIGURE SA




FIGURE SB




FIGURE 6A




FIGURE 6B




FIGURE 7A




FIGURE 7B




FIGURE 8